H2020-MSCA-ITN-2019 EID



MyWave 860023

Literature report on state-of-the-art mm-wave electronics Deliverable D4.1



V0.2



Document history – List of changes

Version	Date	Author name	Scope
V0.1	15-06-2020	Darwin Blanco, Elena Pucci, Maryem Tanveer, Roger Argaez Ramirez, Kateryna Smirnova, Dmitrii Kruglov	1st draft
V0.2	29-06-2020	Darwin Blanco, Elena Pucci, Maryem Tanveer, Roger Argaez Ramirez, Kateryna Smirnova, Dmitrii Kruglov	Final version

ESRs contributions to the report

Research Project	Name	Chapters	Contact
P1	Maryem Tanveer	4	m.tanveer@tue.nl
P3	Roger Argaez Ramirez	2	roger.argaez.ramirez@chalmers.se
P6	Kateryna Smirnova	5	kateryna.smirnova@kit.edu
P8	Dmitrii Kruglov	3	dmitrii.kruglov@chalmers.se

Contents

1	Introduction	.4
2	State-of-the-art designs for the millimeter-wave power amplifiers	4
3	Recent advances in power amplifiers (PA)	9
4	System architecture definition and development of RF synchronization concepts	12
5	Architecture and technology choice for power-efficient mm-wave Front-Ends	20
6	Bibliography	.22



Funded by the European Union

1 Introduction

The use of millimeter-wave frequencies for communications brought several challenges for its system deployment. Large attenuation, demanding linearity and efficiency are just a few goal parameters to be enhanced in the design of power amplifier. The design of such modules involves not only a selection of material but also application-specific architectures. This report is organized as follows: In the first chapter, provides a compilation of state-of-the-art designs for the millimeter-wave power amplifiers. In the second chapter, the recent advances in power amplifiers (PA) design are presented to show what is currently available for antenna engineers. The third chapter will define the system architectures and will show the development of RF synchronization concepts. The last chapter is dedicated to architecture and technology choices for power-efficient-mm-Wave frontends.

2 State-of-the-art designs for the millimeter-wave power amplifiers

The two main branches of semiconductor materials are the metalloids and the III-V compounds. Silicon and Germanium are in this metalloid group, which are well known and widely studied materials for highly integrated systems such as microprocessors, providing low manufacturing cost in mass production. These are the major advantages in this material group. The III-V compounds are relatively new materials with Gallium-Arsenide, Gallium-Nitride and Indium-Phosphide as the key players. These compounds can reach comparable high frequency, high power and high thermal dissipation, but are not as good as Silicon in terms of integration. In Table 2.1, a summary of the semiconductor materials used for transistors in power amplifiers is shown.

Material	Bandgap (eV)	Electron Mobility (<i>cm</i> ²/Vs)	Critical Field Ec (V/cm)	Thermal conductivity σT (W/m*K)
Si	1.12, I	1,400	300,000	130
Ge	0.661, I	3,900	100,000	58
GaAs	1.424, D	8,500	400,000	55
GaN	3.44, D	1,500	3,000,000	110/200
InP	1.344, D	5,400	500,00	68

Table 2.1. Semiconductor materials use for transistors in power amplifiers [1].

Figure 2.1 contains the information of the power vs frequency for power amplifiers with different materials, including the behavior of each one. In general, Gallium-Nitride offers the highest output power whereas the Indium-phosphide reaches the highest frequencies.



Figure 2.1: Technology performance [1].

In Figure 2.2, the most relevant structures for transistors and power amplifier design are sketched by the author's best knowledge. For silicon, the LDMOS offers a high performance in terms of power-handling, but only in the range of sub-6GHz frequencies. The major players above the 6GHz frequencies are the HEMT, HBT and BiCMOS, which differ in frequency range, output power and applications.



Figure 2.1: Common structures for transistors in the millimeter-wave ranges, sketched by the author's best knowledge.

Architectures

Different architectures are available for power amplifier design, from single to multi transistor. Single transistor architectures heavily depend on the bias point, which can be swept to go from Class A amplifier to Class E. For high peak-to-average power ratio modulation schemes, the simple architectures do not satisfy the system requirements. Therefore, other topologies are studied in the millimeter-wave range, namely the Balanced, Doherty, Chireix, Distributed and Load-Modulated-Power-Amplifier. From this group, the Doherty, Chireix and Load-Modulated-Power-Amplifier are based on a technique called Load-Modulation, where the load is changed to change the impedance seen by the transistor and preserve a high efficiency. Until now, there is no Load-Modulated-Power-Amplifier or Chireix amplifier available in the millimeter-wave range. On the other hand, the Distributed and the Doherty power amplifiers are investigated [2] in this frequency range, as they offer broadband and high efficiency capabilities, respectively.

As a remark, it is of interest to study the effect of load variations to the performance of power amplifiers. The load variations are usually due to mismatch, beamforming and beam steering of antenna arrays. Highly sensitive amplifiers to this effect can have a reduction on their efficiency, linearity and output power as the optimal load connected to the power amplifier varies. This would be crucial in the millimeter wave range when beam steering is required due to the inherent high directivity of the signal.

In [2], a compressive review of the main solutions for the different mm-wave frequency bands is presented. This report is summarized as follow:

K-bands (18-40 GHz)

In this band, most of the publications report works in Gallium-Nitride or CMOS, which are the most promising technologies for this frequency range.

REF	Year	Technology	Freq. (GHz)	Psat (dBm)	PAEsat (%)	SS Gain(dB)
[3]	2015	200nm GaN/SiC HEMT	26 – 30	45.5	32	22
[4]	2016	180nm SiGe HBT	20 – 28	29.5	13	-
[5]	2016	28nm Bulk CMOS	28	19.8	43	13.6
[6]	2018	100nm GaN/Si HEMT	37 – 43	40	23	18
[7]	2018	130nm SiGe BiCMOS	12 – 40	19	8	-
[8]	2018	90nm CMOS	22 – 30	25	27	15
[9]	2019	100nm GaN/SiC HEMT	26 – 35	37.8	-	22
[10]	2020	45nm CMOS SOI	24 – 40	19	36.6	12

Table 2.2: Power Amplifiers topologies in the K-bands.

As presented in Table 2.2, the frequencies are overlapping in a few ranges. Also, the combining techniques and the number of stages can enhance the Psat and efficiency. There is also a recent effort to design Doherty amplifiers as reported in the following works summarized in Table 2.3.

REF	Year	Technology	Freq. (GHz)	Psat (dBm)	PAEsat (%)	РАЕ _{ово} (%)
[11]	2019	150 nm GaAs pHEMTs	26.5–29.5	25	35	25
[12]	2019	100 nm GaN/Si HEMT	27.5– 28.35	32	25	28
[13]	2019	45 nm CMOS SOI	27	23.3	40.1	33.1
[14]	2019	130 nm SiGe BiCMOS	29–31	16.8	20.3	13.9
[15]	2020	130 nm SiGe BiCMOS	24–30	28	30	20

Table 2.3: Doherty Power Amplifiers designs in the K-bands.

V-band (40-75 GHz)

As the peak attenuation at 60GHz is high, the V band is mostly used for high data rate communication in short distances, for example, indoors such as WiFi and sensors. Table 2.4 reports the main works for power Amplifiers in the V-band.

REF	Year	Technology	Freq. (GHz)	Psat (dBm)	PAEsat (%)	SS Gain(dB)
[16]	2015	150 nm InP HEMT	71 – 76	26	23	10
[17]	2016	90 nm SiGe	68 – 91	27.3	12.4	19.3
[18]	2018	70 nm GaN HEMT	70 – 86	30	8	16
[19]	2019	45 nm CMOS SOI	56 – 63	28.5	15	24
[20]	2019	45 nm CMOS SOI	60	20.1	26	13

Table 2.4: Power Amplifiers in the V-band.

As the attenuation in this band is relatively high, the frequency reuse concept for base stations is a possible suitable. In addition, the range 37-50 GHz is proposed for the next-generation communication for non-stationary satellite constellation.

W-band (75-110 GHz)

For this frequency range, the atmospheric attenuation is lower, but the multi-stage architectures are crucial. The frequency bandwidth is larger, and the efficiency decreases considerably. Table 2.5 reports the main works for power amplifier designs in the W-band.

REF	Year	Technology	Freq. (GHz)	Psat (dBm)	PAEsat (%)	SS Gain(dB)
[21]	2016	90 nm SiGe BiCMOS	68 – 91	27.3	12.4	19.3
[22]	2016	100 nm GaN HEMT	75 – 110	45.7	-	14
[23]	2017	250 nm InP DHBT	93	12.4	41.7	10
[24]	2018	100 nm GaAs pHEMT	92 – 102	27	12.5	27
[25]	2018	50 nm GaAs mHEMT	65 – 125	22	10.7	16.8

Table 2.5: Power Amplifiers in the W-band.

In general, the HEMT (High Electron Mobility Transistors) technology can cover the whole range of frequencies from sub-6GHz to 110 GHz, but the other technologies and materials may offer better performance in terms of bandwidth or efficiency. From the technology perspective it is

possible to find transistors that operate in the ranges designated for 5G mobile communications, but new architectures can be proposed with optimized combiners for better efficiency, which are also less sensitive to the changing load conditions.

3 Recent advances in power amplifiers (PA)

One of the efforts for the next generation wireless communications is centered around developing a millimeter-wave integrated antenna-circuit module. Such module must include many radiating elements under the Multiple-Input-Multiple-Output (MIMO) design concept. Up to a hundred or more antenna elements might be needed (Massive MIMO). Power transfer to the antenna then becomes a big issue, as it becomes more and more inefficient as the frequency increases [26]. In this chapter, the recent advances in power amplifiers (PA) design are presented to show what is currently available for antenna engineers.

Technology processes

Before starting the design of a microwave device, a choice of a fabrication technology must be made first. The four most popular picks today are HEMT in either GaAs or GaN, silicon Complimentary Metal-Oxide-Semiconductor (CMOS), Field Effect Transistors (FETs) or SiGe Heterojunction Bipolar Transistors (HBT). Table 3.1 contains a brief comparison of these technologies, more detailed comparison can be found in e.g. [27].

Technology	Brief pros and cons description	Concerning antenna co-integration
GaAs HEMT	PAs with high output power and low noise. High cutoff frequency 400-500 GHz. Very popular choice for low- noise amplifiers, mixers and PAs. Relatively high cost.	Decent integration antenna-PA capabilities. Low substrate losses. Low thermal conductivity, heat dissipation problems when many PAs are very close to each other (low power density).
GaN HEMT	Highest breakdown voltages and output powers, up to 5 times that of GaAs. Wafers more expensive than GaAs. Lower cutoff frequency about 200GHz	Good thermal conductivity and high output powers makes it possible to efficiently combine many PAs on a smaller chip area. Not feasible for antenna-on-chip designs. Might not be effective when large antenna arrays are required
CMOS	The cheapest process, many commercial vendors available, low cost and high-volume production speeds up prototyping. Cutoff	Very good integration capabilities. High substrate losses in low- resistivity silicon. Low transistor breakdown voltage, not ideal if high

	frequency higher than in GaN, but less than in GaAs.	EIRP (many antenna-PAs elements) is desired.
SiGe HBT	All the pros of CMOS, but the cutoff frequency is the highest of all above 500 GHz.	All the pros of CMOS, but PAs are much more suitable for the high- power amplification.

Table 3.1. Main Transistor technologies.

Figure 3.1 is taken from [28] and shows a rough comparison of peak output power of the transistors superimposed over the estimated 5G system requirements.



Figure 3.2: peak output power vs frequency for various device technologies based on latest demonstrated designs as of 2016 (solid lines), and estimated requirements for 5G power amplifiers (dashed). Taken from [28].

The data presented above aims to help to make a fair comparison between different PA designs. Even though GaN- and GaAs-based amplifiers exhibit better performance, CMOS and SiGe processes are non-less popular due to their advanced IC integration capabilities (c.f. [29]–[31]).

Doherty Power Amplifier

The efficiency of the conventional power amplifiers peaks at certain input power level and drops down rapidly as the input power decreases. Due to the nature of signal processing protocols, the amplifiers are often forced to work at the powers below their peak efficiency levels (back-off power). In 5G networks, the efficiency of PAs at the back-off power levels may drop to as low as 2-5%. A Doherty Power Amplifier (DPA) combines class AB or class B amplifier with a class C amplifier to realize active load modulation. DPA thus takes the best from both PA classes and has an improved back-off efficiency. It has been one of the most popular PA choices for previous generations of networks [32] and now a lot of work is being done to implement DPA at above 30 GHz frequencies with the view to integrate it with antenna structures, e.g. in [33], where a successful power combining scheme from several DPAs at 60 GHz is described in great detail. It is worth mentioning that at Chalmers University of Technology – MyWave participating institution

– novel results on PA-antenna integration have recently been achieved [34]–[36]. A brief overview of the current state of the topic in CMOS/SOI can be found in [37].

Figure 3.2(a) shows the number of papers on PAs and DPAs versus year, [32]. Figure 3.2(b) shows a ratio between papers on DPAs and papers on PAs. The plot (c) shows a comparison between the normalized efficiency of a class B amplifier (in blue) and different DPA realizations (other colors).



Figure 3.3.: Number papers on PAs and DPAs versus year (a), ratio between papers on DPAs and papers on PAs (b). The plot (c) shows a comparison between the normalized efficiency of a class B amplifier (in blue) and different DPA realizations (other colors). All plots are taken from [32].

Power combining and antenna integration

Even though DPAs are more efficient than conventional PAs, power combining from several amplifiers to a single antenna element is still required in order to reach adequate EIRP (Equivalent Isotropic Radiated Power). [33] presents a good review of the recent advancements in power combining and multiport antenna feeding. In [38] researchers achieved very high EIRP by combining power from the total of 16 PAs into four ports of a slot antenna that is designed to operate around 60GHz. This and similar devices perform well in many regards, but they cannot be considered as elements of a massive array due to large interconnection losses in power combiners, and high-power consumption of each element due to 16 PAs at each antenna port. Regular PAs are used instead of DPAs because of the design issues and DPA instabilities that arise when trying to optimize several DPAs to feed one antenna element. Another class of solutions aims to reduce the interconnection losses via eliminating power combiners from the circuit. An example of this approach is the work carried out in [39], where both main and auxiliary amplifiers of a DPA each feeds an antenna element, and the mutual coupling between the antennas plays the role of active load modulation. It is thought now that the direct power combining at the antenna ports is the next integration step that can further reduce interconnection and matching losses (c.f. [40]). Figure 4.3 shows the evolution of DPA-antenna integration.



Figure 5.3 The evolution of DPA-antenna integration concepts (from [40]). From a lossy separate power combination (a), to the use of antenna elements for load modulation (b) and to electrically small DPA-antennas module (c).

4 System architecture definition and development of RF synchronization concepts

In order to make the concept of massive MIMO truly Distributive in nature, it is essential to allow large groups of neighboring nodes to form virtual antenna arrays for both transmission and reception. But to bring this concept from theory to practice requires the concept of synchronization to be applied at multiple levels in a distributive network.

Broadly this concept is classified into two main categories. One to have phase coherency between multiple transceivers on a single node to achieve maximum benefit of transmit diversity and beamforming in phase arrays, i.e. signals feeding into the transceiver units of each of the tiles should be both frequency and phase coherent. While the second category deals with achieving frequency and time synchronization between the front ends that are distributed in a cell. [41],[42].

Ideally, a user being serviced simultaneously by multiple fronts will then always have line of sight conditions with at least one of them, while the network would be adaptive enough to respond to the user. There are multiple benefits cited in favor of this topology e.g. low latency, high throughput, diversity of applications that can be serviced.

From an implementation point of view, two fundamental challenges can be identified:

- To make transceiver units frequency and phase coherent despite random phase noise and parasitic that become more critical at mm-wave operation.
- Efficient calibration algorithms to synchronize distributive nodes in frequency, time and phase without constraining data throughput of network.

Synchronization in distributive Massive MIMO

The concept of distributed beamforming works on the basic principle of having all nodes agree on same message, transmitting at same time and carrier frequency and to also control their phases for constructive combination at the user terminal. Each node has an independent local oscillator and therefore frequency variations must be corrected against signals drifting out of alignment

during transmission. Frequency synchronization uses a Master-Slave approach in which either the user terminal or one node broadcasts a carrier frequency allowing others to synchronize to it via operations performed in DSP. Phase synchronization is essential as each node has an ambiguous phase offset which becomes a part of channel estimation process and degrades channel phase information since it cannot be disambiguated from relative phase offsets. Timing synchronization deals with same symbol transmission at same time which if not maintained can cause inter-symbol interference. However, compared to carrier phase synchronization, timing synchronization is not a fundamental bottleneck, and there are multiple algorithms that can tackle timing synchronization for low and high data rates. [41],[43],[44].

Synchronization between separated nodes

Carrier phase synchronization is classified into two types. Close loop synchronization in which user terminal controls phase alignment between nodes by exchanging beacon signals with all nodes and then giving digital feedback to each node to compensate the phase offset. In open loop synchronization, nodes exchange beacon signals among themselves and use this beacon as well as signals exchanged between other nodes to achieve appropriate phase compensation without involving other user terminals. [41],[43].

One drawback of all these approaches is that they have mainly focused on sensor networks, and therefore suffer from the limitation of multi-user approach which is essential to scale these algorithms to cellular networks.

Recently work published in [44] has tried to solve this limitation by designing and validating algorithms particularly suited for cellular communication networks. The work considers the fact that in cellular networks distributive nodes have a central processing unit that is responsible both for exchanging data to/from user terminals via distributive nodes and for estimating channel matrix for each user. Thus, in such a scenario there is minimal requirement at user terminal to participate in the synchronization process and CPU usually assumes the position of master in a traditional master slave architecture to synchronize nodes to common frequency. The distributed cellular networks also suffer from limitations of non-reciprocal TDD channels. Ethernet connected digital backbone between CPU and nodes can provide standard timing synchronization protocols such as IEEE 1588, but cannot support a high-speed common clock.

The work in [44] shows how each node estimates channel to each user through exchange of pilot signals and send these estimates to CPU, where CPU then calculate a distributed precoding matrix. Each node then processes these OFDM encoded symbols, using a calibration block that compensates for non-reciprocal amplitude and phase rotations. A subset of nodes called anchors exchange pilots among themselves during special synchronization slots inserted in frames periodically. The noisy timing and frequency estimates extracted at each node are sent to CPU for processing by weighted least square minimization method and finally correction factors are sent back to respective nodes. Remaining nodes then get synchronized to anchor nodes. Similarly, all nodes exchange calibration pilots among them from which noisy complex amplitude estimates of receive pilots are then processed by CPU by finding calibration coefficients, solving constrained least square problem. These estimates are sent back to respective nodes which then extract

timing and frequency information from pilot signals using some suitable estimator for updating their CAL block for further use.

The solution discussed is scalable and compatible with existing architecture of user terminals. However, the author has not discussed the limiting problem of phase synchronization between the nodes, and whether the discussed methods can resolve this issue.

On the other hand, latest demonstration of distributive MIMO from implementation point of view in [45] proposes a test best solution that employs all digital sigma delta on fiber architecture. This involves the generation as well as distribution of RF communication channels from a central station using high speed optical digital components for interconnections and using conventional FPGA. The method uses sigma delta modulation to modulate an information carrying signal to 1-bit digital signal by oversampling and noise shaping which then drives a laser. The optical output is converted to electrical by a photoreceiver at other end of optical fiber from which original signal is extracted via filtering and amplification. The entire up conversion takes place at CPU in digital domain, eliminating the local oscillators all-together from the nodes' hardware, enabling highly phase synchronized signals from CPU to each node. Excellent RF phase coherence is achieved among separated nodes without any addition of signal processing on hardware.

This is flexible, low cost test and easy implementation as well as scalable architecture. But it only solves the problem for achieving coherence between two geographically separated nodes. The fact that each node hosts a set of multiple transceiver units (and therefore the use of local oscillator and mixer etc. would be inevitable in the scenario of actual massive MIMO implementation at one node) would then demand some other approach to be adopted.

In short, it would be interesting to investigate and come up with a solution for carrier synchronization that considers the multi-user environment of cellular networks as well as the Massive MIMO implementation in a distributive manner as no one solution discussed above satisfies all these requirements.

Synchronization within one node

Achieving synchronization in terms of frequency and phase between several of the tiles (where each of the tiles host a number of on-chip transceivers and local oscillator architecture usually implemented as phase locked loop) on a single base station poses a critical performance bottleneck; if left unattended it can prove to have disastrous affects for phased array performance of network. [42], [46], [47]. To make several channels of transceivers phase coherent from a single base station therefore is of paramount importance. The approach usually adopted is to make use of some calibration mechanism that tends to remove phase offsets between the transceivers of each channel periodically in order to make them more coherent. These phase offsets exist within the transmitter, receiver architecture as well as within local oscillator architecture.

However, the synchronization process for local oscillators is complicated by the fact that it involves two fundamental problems of phase noise and LO drift as function of temperature & time. Both issues are random with respect to time and cannot be calibrated out. In such an instance two obvious choices would be to either

 Reduce phase noise and LO drift to such an extent that channel-to-channel variation does not remain a bottleneck.

OR

 To design a LO sharing architecture such that channels become coherent despite the variations

One of the most popular techniques currently being employed in state of the art of Massive MIMO systems is the H-tree technique. In this method, a single Reference Clock is routed across to each of the phase locked loops in each tile making use of power divider ensuring synchronized behavior. One of the latest works that has incorporated this technique for achieving synchronization in a phased array is [47]. In recent years all digital PLLs have been extensively used owing to precise full digital control of loop functionality. In this work phase array performance is demonstrated at 60 GHz using digital beam steering capability for MIMO transmitter by making multiple ADPLLs phase coherent using calibration method. The protocol for phase alignment is tor carry out a cancellation method in order to acquire out of phase state between two ADPLLs.

Although having easy design, this method suffers from some critical limitations; namely scalability issue i.e. design becomes extremely complex with high number, power constraint on reference clock to drive loads with same high power as number increases, requiring external hardware + software calibration mechanism to calibrate out the phase offsets e.g. by using adaptive phase shifters and most importantly inability to calibrate out channel-to-channel variations due to each PLL being independent.

Another technique that has been used lately is termed as Daisy chain technique. Its principle of operation is that each phase locked loop becomes a reference clock for each subsequent phase locked loop. Reference clock itself only feeds the first phase locked loop. Thus, each PLL compares its generated signal with the clock signal of previous PLL. Complex distribution network for reference clock is no longer needed (reduced footprint) and no constraints on the output power of reference clock. Phase offset between the PLLs becomes lower due to reduction in LO drift because of using high frequency PLL as reference for each subsequent PLL.

This technique has been intelligently adopted recently [47] by demonstrating a W-Band integrated 384 element phased array. In this work instead of using the output of each PLL directly as input, a frequency lower than output frequency (~ 90GHz) at 27 GHz clock is used between the slave nodes. This reduces incoherency between channels due to LO drift as a result of lower multiplication factor and lower amount of voltage noise being translated to time noise as a result.

Daisy chain technique has a limitation however, as the number of PLL increases, the phase noise progressively becomes poorer in performance and as a result there is more incoherency among channels.

The techniques of coupled oscillators and coupled phase locked loops have recently emerged as superior alternatives. The techniques were originally employed as alternatives to analog phase shifters by using oscillator elements directly to create the required phase offsets making use of injection locked technique.

The work [48] for example is based coupled oscillator theory to generate multiple phases, Both the simulation and experimental results of the work show that the as the Number of oscillator cores N increases, the phase noise decrease by the amount $10\log_{10}N$, and the number of phases required can be expanded easily by adding one more resonator core. This work basically transforms the conventional dual tank resonator to be based on one transformer which allows strong mutual coupling of phases between the oscillators, and leveraging adaptive feedback combined with dual-tank topology can achieve low phase noise as well.

Similarly, in [49] it's shown how phase controlling signals are applied separately to each of the oscillators in order to detune their natural frequencies of each of the oscillators, while a common injection locked signal is provided to each of the oscillators via power distribution network. This method not only aligns the oscillators to the common frequency of injection locked signal but also allows control of constant phase progression as one move across the linear array of elements. Thus, it allows an efficient method of beam-steering the phase array without incurring additional power & area employed usually for analog phase shifters. However, the free-running or natural frequencies of each of the oscillators should be within the collective locking range, and the frequency of injection-locked signal should not be very different from the natural frequency following a relation given by Adlers equation. If these conditions are maintained, then all oscillators synchronize to a common frequency. This methodology is especially very useful for mm-wave based phased arrays where substrate space is scarce.

In the work [50] the authors have designed and implemented a hybrid wave oscillator which consists of rotary wave oscillator as heart of oscillator system which then couples its quadrature outputs to other distributed mixers/transceivers through standing wave oscillators. This array of distributed coupled oscillators proves to be an efficient solution in for mm-wave based applications utilizing less power and giving lower amount of phase noise. In mm-wave communications systems the intrinsic limitation of link budget performance is compensated by making use of phased arrays. The work shows that with proper coupling of oscillators it is possible to reduce the phase noise of each oscillator and that improvement thus leads to lower usage of available power by demonstrating a 4-element array of oscillators mutually coupled at 54 GHz frequency.

Although the injection locked oscillators seem like a convenient solution to beamforming in phased arrays or to achieve coherent output signals, they have some limitations inherent in their architecture. The phase dynamics and locking range of Injection locked oscillator depends on the quality factor of oscillator, the magnitude of the injected signal strength. Thus, they suffer from low locking range, and non-uniform amplitude of output waveform in the instance of frequency detuning, leading to more serious problems once the array size increases. Thus, coupled PLL technique offers superior results as far as locking range and amplitude performance is concerned.

This work [51] mainly focuses on the phase dynamics and phase noise performance of N coupled PLL systems with independent oscillators and verify their model by implementing the design at X-band using MESFET GaAs technology. The work summarizes that it's possible to reduce the near-carrier phase noise of single PLL in an N-element array to 1/N that of single VCO in the PLL; provided the feedback loop gain is large, the network is reciprocal, and the PLL components noise can be ignored.

In the work [52] the author has mainly focused on making use of Type-2 PLL topology in coupled PLL configuration and using an external reference signal in order to achieve beam steering performance in a phased array. The reference frequency allows the antenna array to stably stay synchronized to constant output frequency while a single control voltage steers the beam having the capacity to reduce the beam-point error that arises due to phase errors in the oscillator array. Circuit fabrication inconsistencies lead to changes in the free-running frequencies of oscillator which as a result cause phase errors and affect the beam-pointing performance. Likewise, these fluctuations can also impact the common frequency of oscillator array leading to deviation from the design frequency. These fluctuations also prove to be a bottleneck in the performance of coupled Phase locked loops if PLL is of Type-1 topology. With the type-2 PLL topology adopted in this work prove to be much more stable in terms of output frequency and the resilience of architecture against such fluctuations.

The work in [53] is the most recent and promising result as far as application of coupled PLL in the synchronization is concerned. The work improves upon the limitations of two-wire bidirectional coupling of phase locked loops by making use of single wire architecture using quadrature coupler at the input of each of the phase detectors in a single PLL IC. The architecture reduces the phase noise and is also a compact solution compared to two wire approach and can be readily employed in the tiled approach scaling of MIMO systems. Additionally, the structure make use of Type-2 PLL and includes variable phase shifters in each PLL cell to compensate for static phase offsets between the LO ICs which is undesirable for an application that doesn't make use of phase array performance into its design.

Phase noise reduction techniques

From the hardware implementation perspective, phase noise of a frequency synthesizer poses a critical bottleneck to achievable data throughput. The communication system using OFDM modulation schemes is especially susceptible to phase noise variations as it tends to generate an effect which is quite like inter-symbol interference thus limiting the overall maximum achievable capacity by severely affecting EVM [54]. One classical way is to improve the phase noise performance of an oscillator. The design in [54] focuses on a topology such that the overall phase noise reduction in the PLL loop can meet the stringent EVM requirements in a 64 QAM communications link at 5G frequencies. The oscillator consists of single core, lowest power supply value for that technology, and makes use of cross coupled design that utilizes the transformer coupled resonant tank. The transformer coupled resonant tank takes care of practical limitations in the layout of LC circuits as well as create harmonic resonances. The design results showed that by tuning the VCO harmonic impedances it's possible to reduce flicker noise, phase noise as well as to reduce DC power usage. The final design is incorporated in a charge pump-based type-2 PLL architecture that precedes multiplier circuit having the ability to generate LO frequencies in the frequency range of either 28GHz or 39GHz band.

The tradeoff between phase noise performance and power consumption become critical at mmwaves. At these frequencies not only, low-quality factor yields high out of band noise but implementing a chain of high frequency divider further degrades the power performance. To achieve low in-band phase noise a high division ratio is required in the PLL feedback path that demands high power consumption posing a bottleneck to low power low noise PLL design. In the work [55], the author has made use of low power 20GHz sub sampling PLL which allows much lower in-band phase noise, preceding a 60 GHz injection locked QVCO which helps to boost to negative transconductance & reduce power consumption. In addition, a dual step-mixing injection locked frequency divider saves battery power, improves locking range and enhances gain of QVCO by tail coupling technique resulting in low noise low power PLL at 60 GHz frequency achieving a FOM of -236.

Continuous scaling of CMOS technologies in the years has led to poor analog performance while frequency synthesizer has traditionally been an analog component. This has led the engineers to seek all digital solution to PLL design, even though VCO and TDC components in PLL loop are still analog in nature, dictating fundamental limits on the phase noise. The subsampling technique through the removal of frequency divider and charge pump has allowed in achieving excellent figures of merit and total integrated phase noise performance but has enjoyed less popularity due to its Integer N operation and serving as bottleneck to the congested frequency spectrum in wireless communications. This work [56] makes use of subsampling fractional synthesizer by employing digital to time converter instead of time to digital converter that overall not only makes the system much simpler but also allows fractional N performance, and achieving a large tuning range from 9.2-12.7 GHz, and very good integrated phase noise performance of lower than -104 dBc/Hz. In this work modulating the phase of the reference which is conceptually equivalent to the behavior of modulating the frequency divider in classical PLL design is used. This DTC is inserted in the path of the reference clock and is used along with Integer-N PLL allowing quantization error to be known as a priori. Modulation is also adjustable to counter PVT variations by making use of online calibration

The conventional or classical PLL architecture performs very poorly at mm-waves due to poor phase noise resulting from large division ratio, inferior CMOS transistor and low tank quality factor. A classical type 1 PLL has certain limitations ranging from inability to suppress VCO flicker noise, low loop gain and limited locking range, locked state with non-zero phase shift and large spurs. Although, the sub sampling technique does improve the in-band phase noise, but this method has a tradeoff between the frequency resolution and acquisition range. Moreover, taking power consumption into account, it becomes too power costly to generate wide-band quadrature signals except by using quadrature VCO. The work in [57] accomplishes both high wide acquisition and high frequency resolution by making use of cascaded PLL architecture and achieving low phase noise and power consumption by employing injection coupled quadrature VCO in the architecture. The first PLL makes use of fractional architecture of PLL providing 2.7-2.8 GHz reference to second PLL that allows wide acquisition range for second PLL and employs modified charge pump to reduce spurs. The second PLL makes use of quadrature VCO with sub sampling architecture. The cascaded PLL can achieve -177 dBc/Hz of phase noise from 93.4-to 104.8 GHz frequency range

An alternate approach solving the phase noise issue has been shown recently, through coupled oscillator theory, [58] which is traditionally used to achieve beamforming in systems. In doing so they demonstrate that phase noise reduces as the number of coupling oscillators is increased at

the expense of power consumption and area. This technique thus improves phase noise performance of oscillator via injection locked technique of coupled oscillators. Even though power is increased, the overall FOM is kept constant by increasing the magnitude of output swing voltage. In order to not have reliability issues with increasing output voltage swing and to efficiently make use of DC power consumption the inductance of resonator is reduced up to a limit beyond which it degrades the phase noise performance which is a function of technology.

In order to improve performance at mm-waves, a sub-harmonic injection locked technique can also be utilized to reduce phase noise contribution of VCO by providing clean reference, but this method suffers from low locking range, and is very sensitive to PVT variations especially at mm-wave frequencies. In order to carry out the frequency alignment between injection locked reference and VCO, very strict phase relationship must be maintained which is usually achieved by making use of delay locked loop or injection time calibration leading to more power consumption. Frequency locked loop is another method to achieve precise relationship for frequency alignment and makes use of frequency divider and frequency detector which again leads to high power consumption. The work in [59] is based on divider less subharmonic injection locked quadrature VCO for frequency alignment adaptively aligning the control voltage to QVCO. Additionally, the QVCO employs current reusing topology which consumes low power and transformer coupling in order to widen the locking range.

The work [60] also makes use of cascaded PLL design, with the first PLL offering fractional division performance while the second is quadrature PLL is divider less, making use of sub-sampling concept. The fractional division in the first stage PLL yields very low quantization noise by making use of high-resolution phase mixer. Compared to the single stage counterpart, the cascaded version achieves significant performance improvement both in terms of power consumption and phase noise at mm-waves and can achieve stringent requirements posed by the 5G Transceivers from 26-32 GHz frequency band.

The large ratio between the reference frequency and output frequency alleviates the noise limitations of the overall PLL system, but on the other hand it also leads to increased lock time. This reference frequency is several hundred times the loop bandwidth. This is done by interfacing mm-wave PLL with another PLL that provides this reference frequency. Thus, this paper [61] focuses on mode-switching architecture which switches between fast locking mode (for first 3 us) during the first part of settling period and then low noise mode that achieves record low power consumption resulting in the lowest FOM reported for 60 GHz PLL operation. An output frequency centered around 54 GHz, mm-wave based PLL is demonstrated.

Design of frequency synthesizers at mm-waves is challenging not only because of achieving low phase noise values is more difficult but also achieving fast settling times (this is essential in order not to lose data when data rates are very high during frequency locking) at mm-waves becomes more cumbersome which imposes certain limitations on their overall figure of merit. The circuit in [61] intelligently has made use of double injection divide-by-3 circuit improving the power consumption and frequency locking range. and reducing current mismatch in Charge pump leading lower phase noise

Si-Ge BICMOS technology has shown promising results in providing high FOM at mm-wave frequency bands especially in the frequency range above 90 GHz which is the targeted frequency for this project. [54], [62]. With this technology excellent values for phase noise and flicker noise have been achieved making use of simple oscillator and PLL design topologies while the footprint area or power consumption does not pose a limitation to the system performance metrics. In the work [62], a W band PLL is designed from 92-100 GHz, in Si-Ge 0,13 um, an output power of 6 dBm, phase noise of -106.5 dBc/Hz. The design utilizes the simplicity of fundamental mode PLL while achieving high frequency and low phase noise as well. It makes use of Miller frequency divider which gives a nice compromise between low power consumption and high locking range to the PLL loop. And is overall the highest performing PLL solution at this frequency for fundamental mode PLL and is a compact solution

5 Architecture and technology choice for power-efficient mm-wave Front-Ends

Transceiver design is one the most fundamental challenge related to the implementation of a DM-MIMO system. Among variety of existing solutions in terms of architecture, process technology and performance characteristics, a suitable solution must be determined that best meet requirements for this application.

Phased array architecture

There are many well-known mm-wave transceivers based on the phased array architecture. This conventional architecture has already demonstrated its suitability for Massive MIMO applications [63]. RF phase shifting array architecture is the most frequently used due to its lower power consumption.

In most recent works, one can find various additional enhancement techniques for such transceivers. For instance, the transceiver presented in [64] consists of sixteen 2x2 beamforming TRX chips. The use of such configuration results in design scalability to any necessary size and in ability to operate without preliminary calibration. Each TRX chip has NF of 4.6 dB in the Rx mode and 10.5 dBm OP1dB in the Tx mode. The IP1dB is -20 dBm per channel. The authors also underline low-cost manufacturing due to PCB design of the transceiver. Among possible enhancements is dual-polarization operation in both Tx and Rx modes, demonstrated in work [65]. Presented silicon-based transceiver consumes 143.8 mW and 103.1 mW (per element) in Tx and Rx mode, respectively. Each TRX element demonstrates OP1dB of 13.5 dBm, saturated output power of 16 dBm and has 6 dB NF.

In [66], the authors managed to reduce the transceiver area twice in comparison with conventional one by using bidirectional architecture, which is another improvement especially valuable for possible implementation in Massive MIMO. The measured NF is 5.4 dB, output power is -4.2 dBm. The transceiver consumes 94 mW in Tx mode and 105 mW in Rx mode.

Efforts to reduce the power consumption have been made in [67], which presents TRX frontend for mobile user equipment phased array. It is based on bulk CMOS due to some advantages this technology possesses, e.g. low-cost manufacturing. Designed transceiver consumes 137 mW/channel in Tx mode and 37 mW/channel in Rx mode. It has output P1dB of 14.6 dBm and corresponding PAE of 21.9%. Measured NF and IIP3 are 5.5 – 6 dB and -8.5 – -6 dBm, respectively.

Mixer-first architecture

Relatively new architecture solution for mm-waves is called mixer-first. It aims to achieve low power consumption without sacrificing the linearity through eliminating LNA from the input stage. This approach has been already successfully implemented for sub-6-GHz systems. However, its application for mm-waves demonstrates many challenges, e.g. minimum achievable NF worsening.

The mixer-first design, presented in [68], applies additional techniques for wideband matching, such as the reduce of mixer switches size and the use of shunt resonator before the matching network. The most significant feature in this design is power consumption of only 12 mW, which is significantly lower then achieved in previous designs. The NF is 8 - 12 dB, IP1dB is -16.8 - - 24 dBm. In general, the characteristics of this design let assume its applicability for massive MIMO.

Technological process

Considering the absence of specification in terms of technology required for DM MIMO, let us look into some of the most successful LNA and PA designs based on different technological process, as an example.

The work [69] presents power-efficient LNA, based on 22-nm CMOS FinFET technology. It has 2-stage stacked-cascaded differential design. It has NF of 4 dB, the peak gain of 20 dB and IP1dB of -22.8 dBm. This LNA demonstrates high performance in terms of gain and noise figure, maintaining quite low power consumption of 10.8 mW.

In [70], both E- and W-band LNA are presented. They are based on GF 22-nm CMOS FD-SOI process and have 3-stage cascode architecture. An important feature of this paper is that these LNAs have been designed to achieve different properties. Thus, the E-band LNA was supposed to have as low power as possible, when W-band had to have much wider bandwidth. The power consumption of these designs equals 9 mW and 16 mW, respectively. Besides, their bandwidth is 12 GHz and 31 GHz. The 9-mW LNA has minimum NF of 4.6 dB and the gain of 20 dB. The 16-mW LNA, in turn, has the NF and the gain of 5.8 dB and 18.2 dB, respectively. Their IP1dB equals -27.4 dBm and -22.8 dBm.

As an example of LNA based on 0.13-µm SiGe BiCMOS technology, the work [71] can be considered. It is 4-stage cascode amplifier, consuming 28 mW, which can be assumed also not too high, considering its performance. The minimum NF is 4.8 dB, however, the IP1dB is -37.6 dBm. Higher gain (32 dB) and much wider bandwidth (52 GHz) make this a good example of LNA implemented in this technology.

Similar to LNA, PA can be implemented in various technologies. Power amplifier presented in [72] is based on 250-nm InP HBT. This W-band PA demonstrates 20 dB gain, output power of 20.8 dBm and maximum PAE of 24.7%.

The next example [73] is four-stage PA based on 65-nm CMOS. It achieves higher gain – 28 dB, output power is 16.3 dBm, but PAE equals 14.1%, which is less than in previous case. However, the PA area is reduced and equals 0.714 mm² instead of 1.15 mm² of previously mentioned PA.

In [74], PA operates at much higher frequencies – 168-195 GHz. It has been made using 130-nm SiGe BiCMOS process. The PA uses 3-stage cascode topology and achieves a gain of 23.6 dB and maximum output power of 18.7 dBm. The maximum PAE is 4.4%.

Thus, we can conclude that various technologies can be used to achieve performance applicable to different MIMO systems. The main issue is to find a trade-off between all the characteristics to ensure power efficiency and high performance at the same time.

6 Bibliography

- [1] H. Wang, F. Wang, S. Li, T.-Y. Huang, A. S. Ahmed, N. S. Mannem, J. Lee, E. Garay, D. Munzer, C. Snyder, S. Lee, H. T. Nguyen, and M. E. D. Smith, "Power amplifiers performance survey 2000-present," July 2019. [Online]. Available: <u>https://gems.ece.gatech.edu/PA survey.html</u>
- [2] V. Camarchia, R. Quaglia, A. Piacibello, D. P. Nguyen, H. Wang and A. Pham, "A Review of Technologies and Design Techniques of Millimeter-Wave Power Amplifiers," in IEEE Transactions on Microwave Theory and Techniques, doi: 10.1109/TMTT.2020.2989792.
- [3] S. Din, M. Wojtowicz, and M. Siddiqui, "High power and high efficiency Ka band power amplifier," in 2015 IEEE MTT-S International Microwave Symposium, May 2015, pp. 1–4.
- [4] B. Welp, K. Noujeim, and N. Pohl, "A Wideband 20 to 28 GHz Signal Generator MMIC With 30.8 dBm Output Power Based on a Power Amplifier Cell With 31% PAE in SiGe," IEEE Journal of Solid-State Circuits, vol. 51, no. 9, pp. 1975–1984, Sep. 2016.
- [5] B. Park, S. Jin, D. Jeong, J. Kim, Y. Cho, K. Moon, and B. Kim, "Highly Linear mm-Wave CMOS Power Amplifier," IEEE Trans. Microw. Theory Techn., vol. 64, no. 12, pp. 4535–4544, Dec 2016.
- [6] J. Moron, R. Leblanc, F. Lecourt, and P. Frijlink, "12W, 30% PAE, 40 GHz power amplifier MMIC using a commercially available GaN/Si process," in 2018 IEEE/MTT-S International Microwave Symposium - IMS, June 2018, pp. 1457–1460.
- [7] S. Li, D. Fritsche, C. Carta, and F. Ellinger, "Design and characterization of a 12–40 GHz power amplifier in SiGe technology," in 2018 IEEE Topical Conference on RF/Microwave Power Amplifiers for Radio and Wireless Applications (PAWR), Jan 2018, pp. 23–25.

- [8] W. Huang, J. Lin, Y. Lin, and H. Wang, "A K-Band Power Amplifier with 26-dBm Output Power and 34% PAE with Novel Inductancebased Neutralization in 90-nm CMOS," in 2018 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), June 2018, pp. 228–231.
- [9] P. Neininger, L. John, P. Br
 ückner, C. Friesicke, R. Quay, and T. Zwick, "Design, Analysis and Evaluation of a Broadband High-Power Amplifier for Ka-Band Frequencies," in 2019 IEEE MTT-S International Microwave Symposium (IMS), June 2019, pp. 564–567.
- [10] F. Wang and H. Wang, "An Instantaneously Broadband Ultra-Compact Highly Linear PA with Compensated Distributed Balun Output Network Achieving >17.8 dBm P1dB and >36.6% PAEP1dB over 24–40GHz and Continuously Supporting 64-/256-QAM 5G NR Signals over 24–42GHz," in 2020 IEEE International Solid-State Circuits Conference (accepted and to appear), 2020.
- [11] D. P. Nguyen, B. L. Pham, and A. Pham, "A compact ka-band integrated doherty amplifier with reconfigurable input network," IEEE Trans. Microw. Theory Techn., vol. 67, no. 1, pp. 205–215, Jan 2019.
- [12] R. Giofr`e, A. Del Gaudio, and E. Limiti, "A 28 GHz MMIC Doherty Power Amplifier in GaN on Si Technology for 5G Applications," in 2019 IEEE MTT-S International Microwave Symposium (IMS), June 2019, pp. 611–613.
- [13] F. Wang, T. Li, and H. Wang, "A Highly Linear Super-Resolution Mixed-Signal Doherty Power Amplifier for High-Efficiency mm-Wave 5G Multi-Gb/s Communications," in 2019 IEEE International Solid-State Circuits Conference - (ISSCC), Feb 2019, pp. 88–90.
- [14] S. Hu, F. Wang, and H. Wang, "A 28-/37-/39-GHz Linear Doherty Power Amplifier in Silicon for 5G Applications," IEEE J. Solid-State Circuits, vol. 54, no. 6, pp. 1586–1599, June 2019.
- [15] F. Wang and H. Wang, "A 24–30 GHz Watt-Level Broadband Linear Doherty Power Amplifier with Multi-Primary Distributed-Active-Transformer Power-Combining Supporting 5G NR FR2 64QAM with >19 dBm Average Pout and >19% Average PAE," in 2020 IEEE International Solid-State Circuits Conference (accepted and to appear),2020.
- [16] Z. Griffith, M. Urteaga, P. Rowell, and R. Pierson, "340-440mW Broadband, High-Efficiency E-Band PA's in InP HBT," in 2015 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), Oct 2015, pp. 1–4.
- [17] H. Lin and G. M. Rebeiz, "A 70–80-GHz SiGe Amplifier With Peak Output Power of 27.3 dBm," IEEE Trans. Microw. Theory Techn., vol. 64, no. 7, pp. 2039–2049, July 2016.
- [18] D. Schwantuschke, B. . Godejohann, P. Br
 ückner, A. Tessmann, and R. Quay, "mm-Wave operation of AIN/GaN-devices and MMICs at VW-band," in 2018 22nd International Microwave and Radar Conference (MIKON), May 2018, pp. 238–241.
- [19] H. T. Nguyen, D. Jung, and H. Wang, "A 60 GHz CMOS Power Amplifier with Cascaded Asymmetric Distributed-Active-Transformer Achieving Watt-Level Peak Output Power with

20.8% PAE and Supporting 2Gsym/s 64-QAM Modulation," in 2019 IEEE International Solid-State Circuits Conference - (ISSCC), Feb 2019, pp. 90–92.

- [20] H. T. Nguyen and H. Wang, "A Coupler-Based Differential Doherty Power Amplifier with Built-In Baluns for High Mm-Wave Linear26 Yet-Efficient Gbit/s Amplifications," in 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), June 2019, pp. 195–198.
- [21] H. Lin and G. M. Rebeiz, "A 70–80-GHz SiGe Amplifier With Peak Output Power of 27.3 dBm," IEEE Trans. Microw. Theory Techn., vol. 64, no. 7, pp. 2039–2049, July 2016.
- [22] J. Schellenberg, A. Tran, Lani Bui, A. Cuevas, and E. Watkins, "37W, 75–100 GHz GaN power amplifier," in 2016 IEEE MTT-S International Microwave Symposium (IMS), May 2016, pp. 1–4.
- [23] V. Radisic, C. Monier, K. K. Loi, and A. Gutierrez-Aitken, "W-Band InP HBT Power Amplifiers," IEEE Microw. Wireless Compon. Lett., vol. 27, no. 9, pp. 824–826, Sep. 2017.
- [24] A. Barabi, N. Ross, A. Wolfman, O. Shaham, and E. Socher, "A +27 dBm Psat 27 dB Gain W-Band Power Amplifier in 0.1 μm GaAs," in 2018 IEEE/MTT-S International Microwave Symposium - IMS, June 2018, pp. 1345–1347.
- [25] F. Thome, A. Leuther, M. Schlechtweg, and O. Ambacher, "Broadband High-Power W-Band Amplifier MMICs Based on Stacked-HEMT Unit Cells," IEEE Trans. Microw. Theory Techn., vol. 66, no. 3, pp. 1312–1318, March 2018.
- [26] T. E. Bogale and L. B. Le, "Massive MIMO and mmWave for 5G Wireless HetNet: Potential Benefits and Challenges," *IEEE Veh. Technol. Mag.*, vol. 11, no. 1, pp. 64–75, Mar. 2016, doi: 10.1109/MVT.2015.2496240.
- [27] P. M. Roodaki, F. Taghian, S. Bashirzadeh, and M. Jalaali, "A survey of millimeter-wave technologies," in *2011 International Conference on Electrical and Control Engineering*, Sep. 2011, pp. 5726–5728, doi: 10.1109/ICECENG.2011.6057746.
- [28] P. M. Asbeck, "Will Doherty continue to rule for 5G?," in *2016 IEEE MTT-S International Microwave Symposium (IMS)*, May 2016, pp. 1–4, doi: 10.1109/MWSYM.2016.7540208.
- [29] R. Karim, A. Iftikhar, B. Ijaz, and I. Ben Mabrouk, "The Potentials, Challenges, and Future Directions of On-Chip-Antennas for Emerging Wireless Applications—A Comprehensive Survey," *IEEE Access*, vol. 7, pp. 173897–173934, 2019, doi: 10.1109/ACCESS.2019.2957073.
- [30] Y. P. Zhang and D. Liu, "Antenna-on-Chip and Antenna-in-Package Solutions to Highly Integrated Millimeter-Wave Devices for Wireless Communications," *IEEE Trans. Antennas Propag.*, vol. 57, no. 10, pp. 2830–2841, Oct. 2009, doi: 10.1109/TAP.2009.2029295.

- [31] H. M. Cheema and A. Shamim, "The last barrier: on-chip antennas," *IEEE Microw. Mag.*, vol. 14, no. 1, pp. 79–91, Jan. 2013, doi: 10.1109/MMM.2012.2226542.
- [32] V. Camarchia, M. Pirola, R. Quaglia, S. Jee, Y. Cho, and B. Kim, "The Doherty Power Amplifier: Review of Recent Solutions and Trends," *IEEE Trans. Microw. Theory Tech.*, vol. 63, no. 2, pp. 559–571, Feb. 2015, doi: 10.1109/TMTT.2014.2387061.
- [33] H. Wang *et al.*, "Towards Energy-Efficient 5G Mm-Wave links: Exploiting broadband Mm-Wave doherty power amplifier and multi-feed antenna with direct on-antenna power combining," in 2017 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), Oct. 2017, pp. 30–37, doi: 10.1109/BCTM.2017.8112905.
- [34] A. Roev, R. Maaskant, A. Höök, and M. Ivashina, "Wideband mm-Wave Transition Between a Coupled Microstrip Line Array and SIW for High-Power Generation MMICs," *IEEE Microw. Wirel. Compon. Lett.*, vol. 28, no. 10, pp. 867–869, Oct. 2018, doi: 10.1109/LMWC.2018.2864869.
- [35] W.-C. Liao, R. Maaskant, T. Emanuelsson, V. Vassilev, O. lupikov, and M. Ivashina, "A Directly Matched PA-Integrated \$K\$-Band Antenna for Efficient mm-Wave High-Power Generation," *IEEE Antennas Wirel. Propag. Lett.*, vol. 18, no. 11, pp. 2389–2393, Nov. 2019, doi: 10.1109/LAWP.2019.2937235.
- [36] O. A. lupikov et al., "A Dual-Fed PIFA Antenna Element With Nonsymmetric Impedance Matrix for High-Efficiency Doherty Transmitters: Integrated Design and OTA-Characterization," IEEE Trans. Antennas Propag., vol. 68, no. 1, pp. 21–32, Jan. 2020, doi: 10.1109/TAP.2019.2938738.
- [37] P. M. Asbeck, N. Rostomyan, M. Özen, B. Rabet, and J. A. Jayamon, "Power Amplifiers for mm-Wave 5G Applications: Technology Comparisons and CMOS-SOI Demonstration Circuits," *IEEE Trans. Microw. Theory Tech.*, vol. 67, no. 7, pp. 3099–3109, Jul. 2019, doi: 10.1109/TMTT.2019.2896047.
- [38] T. Chi, F. Wang, S. Li, M.-Y. Huang, J. S. Park, and H. Wang, "17.3 A 60GHz on-chip linear radiator with single-element 27.9dBm Psat and 33.1dBm peak EIRP using multifeed antenna for direct on-antenna power combining," in 2017 IEEE International Solid-State Circuits Conference (ISSCC), Feb. 2017, pp. 296–297, doi: 10.1109/ISSCC.2017.7870378.
- [39] S. Jia, W. Chen, and D. Schreurs, "A Novel Doherty Transmitter Based on Antenna Active Load Modulation," *IEEE Microw. Wirel. Compon. Lett.*, vol. 25, no. 4, pp. 271–273, Apr. 2015, doi: 10.1109/LMWC.2015.2400939.

- [40] Marianna. V. Ivashina, "Joint Design and Co-integration of Antenna-IC Systems," in 2019 13th European Conference on Antennas and Propagation (EuCAP), Mar. 2019, pp. 1–7.
- [41] R. Mudumbai, D. R. Brown, U. Madhow, and H. V. Poor, "Distributed Transmit Beamforming: Raghuraman Mudumbai, University of California at Santa Barbara," IEEE Commun. Mag., no. February, pp. 102–110, 2009, doi: 10.1109/MCOM.2009.4785387.
- [42] Z. Hu, C. Wang, and R. Han, "A 32-Unit 240-GHz Heterodyne Receiver Array in 65-nm CMOS With Array-Wide Phase Locking," IEEE J. Solid-State Circuits, vol. 54, no. 5, pp. 1216– 1227, 2019, doi: 10.1109/JSSC.2019.2893231.
- [43] U. D. Suleiman et al., "A review on frequency synchronization in collaborative beamforming: A practical approach," J. Adv. Res. Appl. Mech., vol. 1, no. 1, pp. 1–15, 2017.
- [44] R. Rogalin et al., "Scalable synchronization and reciprocity calibration for distributed multiuser MIMO," IEEE Trans. Wirel. Commun., vol. 13, no. 4, pp. 1815–1831, 2014, doi: 10.1109/TWC.2014.030314.130474.
- [45] I. C. Sezgin et al., "A Low-Complexity Distributed-MIMO Testbed Based on High-Speed Sigma-Delta-Over-Fiber," IEEE Trans. Microw. Theory Tech., vol. 67, no. 7, pp. 2861–2872, 2019, doi: 10.1109/TMTT.2019.2904265.
- [46] M. Salarpour, F. Farzaneh, and R. B. Staszewski, "Synchronization-Phase Alignment of All-Digital Phase-Locked Loop Chips for a 60-GHz MIMO Transmitter and Evaluation of Phase Noise Effects," IEEE Trans. Microw. Theory Tech., vol. 67, no. 7, pp. 3187–3199, 2019, doi: 10.1109/TMTT.2019.2910060.
- [47] S. Shahramian, M. J. Holyoak, A. Singh, and Y. Baeyens, "A Fully Integrated 384-Element, 16-Tile, W-Band Phased Array with Self-Alignment and Self-Test," IEEE J. Solid-State Circuits, vol. 54, no. 9, pp. 2419–2434, 2019, doi: 10.1109/JSSC.2019.2928694.
- [48] R. Jiang, H. Noori, and F. F. Dai, "A Multi-Phase coupled oscillator using dual-tank magnetic coupling technique," Proc. IEEE Bipolar/BiCMOS Circuits Technol. Meet., vol. 2017-Octob, pp. 154–157, 2017, doi: 10.1109/BCTM.2017.8112933.
- [49] R. A. York and T. Itoh, "Injection- and phase-locking techniques for beam control," IEEE Trans. Microw. Theory Tech., vol. 46, no. 11 PART 2, pp. 1920–1929, 1998, doi: 10.1109/22.734513.

- [50] A. Moroni, R. Genesi, and D. Manstretta, "Analysis and design of a 54 GHz distributed 'hybrid' wave oscillator array with quadrature outputs," IEEE J. Solid-State Circuits, vol. 49, no. 5, pp. 1158–1172, 2014, doi: 10.1109/JSSC.2014.2311803.
- [51] H. C. Chang, "Analysis of coupled phase-locked loops with independent oscillators for beam control active phased arrays," IEEE Trans. Microw. Theory Tech., vol. 52, no. 3, pp. 1059–1066, 2004, doi: 10.1109/TMTT.2004.823590.
- [52] S. H. Yan and T. H. Chu, "A beam-steering and -switching antenna array using a coupled phase-locked loop array," IEEE Trans. Antennas Propag., vol. 57, no. 3, pp. 638–644, 2009, doi: 10.1109/TAP.2009.2013421.
- [53] A. Agrawal and A. Natarajan, "A scalable 28GHz coupled-PLL in 65nm CMOS with singlewire synchronization for large-scale 5G mm-wave arrays," Dig. Tech. Pap. - IEEE Int. Solid-State Circuits Conf., vol. 59, pp. 38–39, 2016, doi: 10.1109/ISSCC.2016.7417895.
- [54] E. Wagner, O. Shana'A, and G. M. Rebeiz, "A Very Low Phase-Noise Transformer-Coupled Oscillator and PLL for 5G Communications in 0.12 μm SiGe BiCMOS," IEEE Trans. Microw. Theory Tech., vol. 68, no. 4, pp. 1529–1541, 2020, doi: 10.1109/TMTT.2019.2957372.
- [55] T. Siriburanon, "A Low-Power Low-Noise mm-Wave Subsampling PLL Using Dual-Step-Mixing ILFD and," IEEE J. Solid-State Circuits, vol. 51, no. 5, pp. 1–15, 2016.
- [56] K. Raczkowski, N. Markulic, S. Member, B. Hershberg, and J. Craninckx, "A 9.2–12.7 GHz Wideband Fractional-N Subsampling PLL in 28 nm CMOS With 280 fs RMS Jitter," IEEE J. Solid-State Circuits, vol. 50, no. 5, pp. 1203–1213, 2015.
- [57] X. Yi, Z. Liang, G. Feng, C. C. Boon, and F. Meng, "A 93.4-to-104.8 GHz 57 mW Fractional-N Cascaded Sub-Sampling PLL with True In-Phase Injection-Coupled QVCO in 65 nm CMOS," in 2016 IEEE Radio Frequency Integrated Circuits Symposium, 2016, pp. 122– 125, [Online]. Available: https://ieeexplore.ieee.org/document/7508266.
- [58] S. A. R. Ahmadi-Mehr, M. Tohidian, and R. B. Staszewski, "Analysis and Design of a Multi-Core Oscillator for Ultra-Low Phase Noise," IEEE Trans. Circuits Syst. I Regul. Pap., vol. 63, no. 4, pp. 529–539, 2016, doi: 10.1109/TCSI.2016.2529218.
- [59] H. Yang, I. Y. Shen, and H. Chang, "A K -band CMOS Low-Phase-Noise Sub-harmonically Injection- Locked QVCO with Divider-less Frequency-tracking Loop," in IEEE MTT-S International Microwave Symposium, 2019, pp. 377–380.

- [60] W. El-Halwagy, A. Nag, P. Hisayasu, F. Aryanfar, P. Mousavi, and M. Hossain, "A 28-GHz quadrature fractional-N frequency synthesizer for 5G transceivers with less than 100-fs jitter based on cascaded PLL architecture," IEEE Trans. Microw. Theory Tech., vol. 65, no. 2, pp. 396–413, 2017, doi: 10.1109/TMTT.2016.2647698.
- [61] M. Abdulaziz, T. Forsberg, M. Tormanen, and H. Sjoland, "A 10-mW mm-wave phaselocked loop with improved lock time in 28-nm FD-SOI CMOS," IEEE Trans. Microw. Theory Tech., vol. 67, no. 4, pp. 1588–1600, 2019, doi: 10.1109/TMTT.2019.2896566.
- [62] S. Kang, J. C. Chien, and A. M. Niknejad, "A w-band low-noise pll with a fundamental vco in sige for millimeter-wave applications," IEEE Trans. Microw. Theory Tech., vol. 62, no. 10, pp. 2390–2404, 2014, doi: 10.1109/TMTT.2014.2345342.
- [63] A. Puglielli et al., "Design of Energy- and Cost-Efficient Massive MIMO Arrays," in Proceedings of the IEEE, vol. 104, no. 3, pp. 586-606, March 2016, doi: 10.1109/JPROC.2015.2492539.
- [64] K. Kibaroglu, M. Sayginer, T. Phelps and G. M. Rebeiz, "A 64-Element 28-GHz Phased-Array Transceiver With 52-dBm EIRP and 8–12-Gb/s 5G Link at 300 Meters Without Any Calibration," in IEEE Transactions on Microwave Theory and Techniques, vol. 66, no. 12, pp. 5796-5811, Dec. 2018, doi: 10.1109/TMTT.2018.2854174.
- [65] B. Sadhu et al., "A 28-GHz 32-Element TRX Phased-Array IC With Concurrent Dual-Polarized Operation and Orthogonal Phase and Gain Control for 5G Communications," in IEEE Journal of Solid-State Circuits, vol. 52, no. 12, pp. 3373-3391, Dec. 2017, doi: 10.1109/JSSC.2017.2766211.
- [66] J. Pang et al., "A 28.16-Gb/s Area-Efficient 60-GHz CMOS Bidirectional Transceiver for IEEE 802.11ay," in IEEE Transactions on Microwave Theory and Techniques, vol. 68, no. 1, pp. 252-263, Jan. 2020, doi: 10.1109/TMTT.2019.2938160.
- [67] S. Shakib, M. Elkholy, J. Dunworth, V. Aparin and K. Entesari, "A Wideband 28-GHz Transmit–Receive Front-End for 5G Handset Phased Arrays in 40-nm CMOS," in IEEE Transactions on Microwave Theory and Techniques, vol. 67, no. 7, pp. 2946-2963, July 2019, doi: 10.1109/TMTT.2019.2913645.
- [68] L. lotti, S. Krishnamurthy, G. LaCaille and A. M. Niknejad, "A Low-Power 70-100-GHz Mixer-First RX Leveraging Frequency-Translational Feedback," in IEEE Journal of Solid-State Circuits, doi: 10.1109/JSSC.2020.2991541.
- [69] W. Shin, S. Callender, S. Pellerano and C. Hull, "A Compact 75 GHz LNA with 20 dB Gain and 4 dB Noise Figure in 22nm FinFET CMOS Technology," 2018 IEEE Radio Frequency

Integrated Circuits Symposium (RFIC), Philadelphia, PA, 2018, pp. 284-287, doi: 10.1109/RFIC.2018.8429036.

- [70] L. Gao, E. Wagner and G. M. Rebeiz, "Design of E- and W-Band Low-Noise Amplifiers in 22-nm CMOS FD-SOI," in IEEE Transactions on Microwave Theory and Techniques, vol. 68, no. 1, pp. 132-143, Jan. 2020, doi: 10.1109/TMTT.2019.2944820.
- [71] E. Turkmen, A. Burak, A. Guner, I. Kalyoncu, M. Kaynak and Y. Gurbuz, "A SiGe HBT D-Band LNA With Butterworth Response and Noise Reduction Technique," in IEEE Microwave and Wireless Components Letters, vol. 28, no. 6, pp. 524-526, June 2018, doi: 10.1109/LMWC.2018.2831450.
- [72] Z. Griffith, M. Urteaga and P. Rowell, "A W-Band SSPA With 100–140-mW Pout >20% PAE, and 26–30-dB S21 Gain Across 88–104 GHz," in IEEE Microwave and Wireless Components Letters, vol. 30, no. 2, pp. 189-192, Feb. 2020, doi: 10.1109/LMWC.2020.2964669.
- [73] V. Trinh and J. Park, "A 16.3 dBm 14.1% PAE 28-dB Gain W-Band Power Amplifier With Inductive Feedback in 65-nm CMOS," in IEEE Microwave and Wireless Components Letters, vol. 30, no. 2, pp. 193-196, Feb. 2020, doi: 10.1109/LMWC.2020.2965101.
- [74] A. Ali, J. Yun, F. Giannini, H. J. Ng, D. Kissinger and P. Colantonio, "168-195 GHz Power Amplifier With Output Power Larger Than 18 dBm in BiCMOS Technology," in IEEE Access, vol. 8, pp. 79299-79309, 2020, doi: 10.1109/ACCESS.2020.2990681.